Espressif Systems /ESP32 /UART0 /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXFIFO_FULL_INT_ENA)RXFIFO_FULL_INT_ENA 0 (TXFIFO_EMPTY_INT_ENA)TXFIFO_EMPTY_INT_ENA 0 (PARITY_ERR_INT_ENA)PARITY_ERR_INT_ENA 0 (FRM_ERR_INT_ENA)FRM_ERR_INT_ENA 0 (RXFIFO_OVF_INT_ENA)RXFIFO_OVF_INT_ENA 0 (DSR_CHG_INT_ENA)DSR_CHG_INT_ENA 0 (CTS_CHG_INT_ENA)CTS_CHG_INT_ENA 0 (BRK_DET_INT_ENA)BRK_DET_INT_ENA 0 (RXFIFO_TOUT_INT_ENA)RXFIFO_TOUT_INT_ENA 0 (SW_XON_INT_ENA)SW_XON_INT_ENA 0 (SW_XOFF_INT_ENA)SW_XOFF_INT_ENA 0 (GLITCH_DET_INT_ENA)GLITCH_DET_INT_ENA 0 (TX_BRK_DONE_INT_ENA)TX_BRK_DONE_INT_ENA 0 (TX_BRK_IDLE_DONE_INT_ENA)TX_BRK_IDLE_DONE_INT_ENA 0 (TX_DONE_INT_ENA)TX_DONE_INT_ENA 0 (RS485_PARITY_ERR_INT_ENA)RS485_PARITY_ERR_INT_ENA 0 (RS485_FRM_ERR_INT_ENA)RS485_FRM_ERR_INT_ENA 0 (RS485_CLASH_INT_ENA)RS485_CLASH_INT_ENA 0 (AT_CMD_CHAR_DET_INT_ENA)AT_CMD_CHAR_DET_INT_ENA

Fields

RXFIFO_FULL_INT_ENA

This is the enable bit for rxfifo_full_int_st register.

TXFIFO_EMPTY_INT_ENA

This is the enable bit for rxfifo_full_int_st register.

PARITY_ERR_INT_ENA

This is the enable bit for parity_err_int_st register.

FRM_ERR_INT_ENA

This is the enable bit for frm_err_int_st register.

RXFIFO_OVF_INT_ENA

This is the enable bit for rxfifo_ovf_int_st register.

DSR_CHG_INT_ENA

This is the enable bit for dsr_chg_int_st register.

CTS_CHG_INT_ENA

This is the enable bit for cts_chg_int_st register.

BRK_DET_INT_ENA

This is the enable bit for brk_det_int_st register.

RXFIFO_TOUT_INT_ENA

This is the enable bit for rxfifo_tout_int_st register.

SW_XON_INT_ENA

This is the enable bit for sw_xon_int_st register.

SW_XOFF_INT_ENA

This is the enable bit for sw_xoff_int_st register.

GLITCH_DET_INT_ENA

This is the enable bit for glitch_det_int_st register.

TX_BRK_DONE_INT_ENA

This is the enable bit for tx_brk_done_int_st register.

TX_BRK_IDLE_DONE_INT_ENA

This is the enable bit for tx_brk_idle_done_int_st register.

TX_DONE_INT_ENA

This is the enable bit for tx_done_int_st register.

RS485_PARITY_ERR_INT_ENA

This is the enable bit for rs485_parity_err_int_st register.

RS485_FRM_ERR_INT_ENA

This is the enable bit for rs485_parity_err_int_st register.

RS485_CLASH_INT_ENA

This is the enable bit for rs485_clash_int_st register.

AT_CMD_CHAR_DET_INT_ENA

This is the enable bit for at_cmd_char_det_int_st register.

Links

() ()